



DCG - Seminar



Increasing the Local Operating IC Speed with Backside FIB processes

Rudolf Schlangen, Rainer Leihkauf, Uwe Kerst, Christian Boit
Berlin University of Technology, Germany

Rajesh Jain, Tahir Malik, Ted Lundquist
DCG Systems Inc., Fremont, CA

Peter Egger
Infineon Technologies, Munich, Germany

Focused Ion Beam for Circuit Edit

then
"frontside" CE



limited success rate due to:

- interconnect layers > 10
- most CE on lowest levels
- reduced feature size
- CMP "fill shapes"
- Packages (BGA, Flip-Chip...)

now
"backside" CE


advantages:

- better access to lowest layers
- no charging problems
- highest alignment accuracy




Navigation & Planarity

Through silicon navigation
with co-axial IR optics



IR-Microscope



Ion Beam

DCG Systems - OptiFIB

Highest Co-planarity
due to optical control
"on the fly"


Allows for UTS formation
in wide areas

Opportunities with Ultra Thin Silicon influence on FET performance ??

- CE with reduced Via-Resistance
- non-destructive Nano Probing (DC & RF)


① Targeting M1, M2, M3...

② Contact to Silicide (CtS)




Outline

- OptiFIB trench process
- Invasiveness Study of FIB thinning
Experimental Results DC & RF
vs.
Simulation Results
- FIB delay trimming
- Summary




Trench to n-well level

- Sequence of pure sputtering and iodine based etch (3/1)
 - ⇒ removing residuals & flattening the surface in FOV



Trench to n-well level


- Sequence of pure sputtering and iodine based etch (3/1)
 - ⇒ removing residuals & flattening the surface
- “on the fly” co-planarity control
 - ⇒ pixel dwell time can be varied to equalize



Trench to n-well level

- Sequence of pure sputtering and iodine based etch (3/1)
 - ⇒ removing residuals & flattening the surface
- “on the fly” co-planarity control
 - ⇒ pixel dwell time can be varied to equalize
- “on the fly” thickness monitoring


better control
= faster throughput
= higher success rate



Trench to n-well level

- Sequence of pure sputtering and iodine based etch (3/1)
 - ⇒ removing residuals & flattening the surface
- “on the fly” co-planarity control
 - ⇒ pixel dwell time can be varied to equalize
- “on the fly” thickness monitoring

powering up the device helps !





FIB thinning of DuT


n-well level ($\sim 1\mu\text{m}$)

planarity mismatch $< 100\text{nm}$

120nm Ring Oscillator






STI alignment



- highest possible accuracy
➔ necessary
- Point A B C
➔ better 30nm
- local STI opening
➔ better ???
- FET not isolated
➔ no SOI effects!

evaluation of
maximum effect


Impact on Circuitry Performance



Impact on Circuitry Performance

- no effect until $t_{Si} < 700\text{nm}$
- $\sim +20\%$ with nominal V_{dd}
- maximum of $+38\%$ with $V_{dd} = 0.8\text{V}$


frequency change in % as a function of Si thickness



Influence of FIB Thinning

- Mechanical thinning
50 - 10 μm
- FIB thinning to well-bottom-level
3 - 1.5 μm
increased selfheating
- FIB thinning to STI-level
1.5 - 0.6 μm

$R_{\text{well}} \rightarrow \text{M}\Omega$
"floating" body



Influence of FIB Thinning


- Mechanical thinning
50 - 10 μm
- FIB thinning to well-bottom-level
3 - 1.5 μm
increased selfheating
- FIB thinning to STI-level
1.5 - 0.6 μm

$R_{\text{well}} \rightarrow \text{M}\Omega$
"floating" body

0.6 - 0.35 μm
 $R_{\text{well}} \rightarrow \text{G}\Omega$
defects in D/S SCR

- thinning below STI-level
> 350nm
degradation of
channel mobility


amorphous back- surface
surface near region with:
- crystal defects
- reduced mobility
- increased recombination



Output-Characteristic with FIB Thinning


120nm single n-FET
(measurements all in-situ)

- ~12% $I_{D \max}$ degradation (UtS)
- small kink at $t_{Si} \sim 480\text{nm}$




ΔI_D and V_t with FIB Thinning


physical device simulations: \Rightarrow increased self-heating ($\sim 6\%$)
 \dashrightarrow channel mobility ($\sim 7\%$) \rightarrow increasing $R_{\text{well}} / \text{Kink}$ ($\leq +4\%$)




Dynamic Effects of FIB Thinning




CMOS - Inverter




Dynamic Effects of FIB Thinning



$$C_{in} \approx \sum C_{ox} (\approx 75\%) \quad C_{out} \approx \sum C_d (\approx 25\%)$$



Dynamic Effects of FIB Thinning





$C_{in} \approx \sum C_{ox} (\approx 75\%) \quad C_{out} \approx \sum C_d (\approx 25\%)$

1. Load reduction $\geq 10\%$

$$C'_d \rightarrow \frac{C_d \cdot C_s}{C_d + C_s} \approx 0.55 C_d$$

$$\rightarrow C'_L < 0.9 C_L$$




Dynamic Effects of FIB Thinning

n-FET \leftrightarrow falling edge (off output)
 p-FET \leftrightarrow rising edge is equivalent


1. Load reduction $\geq 10\%$
2. "dynamic" V_t reduction

$\Phi_{b \text{ start}} \gg 0 \rightarrow V_{t \text{ start}} \downarrow \ \& \ I_{D \text{ max}} \uparrow$

$$V_t \cong A + \sqrt{B - C \cdot V_{BS}}$$



physical device simulations



Dynamic Effects of FIB Thinning

well diode degradation


↳ well to well leakage

$$\left. \begin{array}{l} 0 \ll \overline{\varphi_{bn}} \leq 0.3V \\ 1.2V \gg \overline{\varphi_{bp}} \geq 0.9V \end{array} \right\} V_t \downarrow$$


1. Load reduction $\geq 10\%$

2. “dynamic” V_t reduction

3. “static” V_t reduction




Summary of Dynamic Effects



Application for FA & Debug

- slow branch (+20ps) causes a timing conflict


area overhead => too often not there when needed



Application for FA & Debug

- slow branch (+20ps) causes a timing conflict
- load reducing FIB CE → Chip partly dysfunctional
- 20% speed-up with FIB Prep. (-6ps)
→ applicable to any gate, cell or circuit block

Allows for High Speed Testing of Engineering Samples




Application for FA & Debug

- slow branch (+20ps) causes a timing conflict
- load reducing FIB CE → Chip partly dysfunctional
- 20% speed-up with FIB Prep. (-6ps)
→ applicable to any gate, cell or circuit block

Allows for High Speed Testing of Engineering Samples

- Can equalize CE distortions
- Limited by Cooling !?



Summary

- Optical planarity and thickness control
 - faster throughput / higher success rate

Backside FIB to UtS allows:

- highest alignment accuracy (small STI openings)
- fine-tuning of critical IC timing **with full functionality**
 - without pre-designed fuses, varactors or load reducing CE
 - **controlled and reproducible process**
- Full model of the FIB impact on DC & RF performance
DC \approx -10% on UtS, **RF +10%** \Rightarrow **+40%**

Discussion

- targeted mechanical prep. thickness 10-100 μ m ?
- use of optics whilst trenching to n-well ?
- power-up DUT in FIB ?
- STI exposure for alignment ?
 - required alignment accuracy
- Ultra thin Silicon for timing adjustment
 - thermal problems? applicable? necessary?

**Special Thanks to
Infineon PFA, Munich
DCG Systems, Fremont
and Christian Boit !**

Any Questions ???